logoalt Hacker News

dwood_devlast Friday at 4:38 PM1 replyview on HN

The problem quickly becomes PCIe lanes. The N100/150/305 only have 9 PCIe 3.0 lanes. 5Gbe is fine, but to go to 10Gbe you need x2.

Until there is something in this class with PCIe 4.0, I think we're close to maxing out the IO of these devices.


Replies

geerlingguylast Friday at 4:50 PM

Not only the lanes, but putting through more than 6 Gbps of IO on multiple PCIe devices on the N150 bogs things down. It's only a little faster than something like a Raspberry Pi, there are a lot of little IO bottlenecks (for high speed, that is, it's great for 2.5 Gbps) if you do anything that hits CPU.

show 2 replies