All I remember from my experience with VHDL/Verilog is that they really truly suck.