I mostly think of when geohot wanted to make his own RISC-V core and cranked out some basic verilog. It was incomplete and barely commented, and never touched again. I suspect we are going to get a few blog posts of analysis and then he moves on to something else