VHDL was designed for specification. Verilog is the one with the warts from its simulator heritage.