alt Hacker NewsOn the RISC-V vector instructions, could you elaborate? Are the vector extensions substantially different from those in ARM or x86?
On the RISC-V vector instructions, could you elaborate? Are the vector extensions substantially different from those in ARM or x86?
it's fairly similar to Arm's sve2, but very different from the x86 side in that the instructions are variable length rather than fixed