Writing software in embedded processor pipelines for bugs in the IT81202 CPU.

Microcode errata re-writes to GPR, compiling low level "mul," and "output," CPU RISC V to system archictecture.