Considering how slow FPGA are, compared to ASICs, I wonder why multi-phase clocks aren't more common. It really allowed early processors, like the 8088 and 6502, to get a lot more out of the silicon technology of the time. If the design tools supported them better, working with DDR timing would be trivial.