Those L1 cache specs have to be wrong, right? Bigger L1 on the e core than p core seems like it has to be incorrect (unless the lower clock lets them get away with something?)