I think tenstorrent architecture is more like this. A grid of RISC-V cores with local SRAM and vector units.