They are more like a way to proving the architecture of the accelerator before committing 100's of millions into a custom ASIC with TSMC