and a bit of cloude:

"Make me an OOO RISC-V core in SystemVerilog. No mistakes."

I am somewhat of vaguely familiar with CPU design myself.