logoalt Hacker News

$30M Raised to Redo the CPU

40 points • by shioyama • yesterday at 10:14 PM • 30 comments • view on HN

Comments

Animats • today at 2:45 AM

This is a "build it and they will come" project. It's not a "we put the inner loop of ML entirely in hardware" project. That would make more sense technically. You could cram a lot of little independent neural net inference units on one chip. But if it was pitched that way, the questions would be "Why isn't NVidia doing this", and "After you do it, what keeps NVidia from doing it". There are lots of people pitching "AI chips", with modest success.

The history of general-purpose massively parallel machines isn't good. From the Illiac IV to the Playstation 3, there's been dud after dud in this space. You can build them, but the users don't come. This sort of architecture is great if you have some specific problem that parallelizes, such as finite-element analysis or neural networks.

(I've used an NCube, and I kind of liked the Transputer concept. But both were dead ends.)

fuddle • today at 2:50 AM

This is my first time hearing about Vine - https://vine.dev/ I have to say the landing page is terrible, at least show an example of the language.

tyingq • today at 2:15 AM

Hmm. The story over at https://millcomputing.com/ always looked compelling.

Pitchbook shows it as "Out of Business" since 2019.

➕ show 1 reply
shrubble • today at 1:51 AM

From the URL:

"Instead of starting from a sequential design, we’re building our processor to have thousands of cores operating in parallel. This requires moving beyond the notion of shared mutable memory and linear instruction sequences. To make this possible, we’re working in tandem on the open-source language Vine, which has been designed from the beginning to target a new wave of parallel-first architectures."

I wish them well but from their Vine language docs:

"For example, a < b < c is equivalent to (a < b) & (b < c)"

So how do you parallelize that? You can run the first part on 2 cores in parallel, but there is still a single check, a single cache, a single CPU for this to go through to complete the operation, right?

➕ show 1 reply
MiroslavPokorny • today at 1:09 AM

I always wonder where will x86 be in 10 or 20 years time. As data paths widen for SIMD, how many can they possibly cram even more generations of wider and wider groups of instruction with different opcodes and characteristics.

➕ show 1 reply
molticrystal • today at 1:56 AM

>Instead of starting from a sequential design, we’re building our processor to have thousands of cores operating in parallel.

Sounds like tweaking a gpu so it can be used like a cpu. There are some proof of concepts running unix on a gpu, along with some toy projects like gameboy emulators. I think an Nvidia engineer even tried to see if they could get linux working which helps explore what is deficient. And there is this https://github.com/robertcprice/nCPU .

SanjayMehta • today at 3:09 AM

FTA:

"Instead of starting from a sequential design, we’re building our processor to have thousands of cores operating in parallel. This requires moving beyond the notion of shared mutable memory and linear instruction sequences. To make this possible, we’re working in tandem on the open-source language Vine, which has been designed from the beginning to target a new wave of parallel-first architectures."

Reminds me of the Transputer and Occam. Each transputer had 4 comm links to form a flexible network of processors and Occam supported parallelism. Also one of the first languages to use indentation for block structures.

For a long time I missed their folding editor.

largbae • today at 12:40 AM

Isn't this basically a GPU?

➕ show 3 replies
throwaway2037 • today at 1:31 AM

How will this be better than RISC V?

➕ show 1 reply
0xKapi • today at 2:12 AM

I'm quite interested to see how this evolves. But part of me is still being sad, because hardware is rarely the bottleneck these days - as opposed to software.

phendrenad2 • today at 2:30 AM

[flagged]

nonesuchthing • today at 12:53 AM

Have you seen the new CPU architecture? It's on Mill. It's literally on Transputer. It's on Rock with Sun. It's literally on AMULET. You can probably find it on Itanium. Dude it's on Tesla. It's a CDC STAR original. It's on E1. You can program it on E1. You can go to E1 and program it. Get onto E1 right now. Go to E1. Dive into E1. You can E1 it. It's on E1. E1 has it for you. E1 has it for you.

In all seriousness congratulations on finding $30 million to launder and lose immediately. Hope your Porsche runs good.

➕ show 2 replies
jordemort • today at 3:01 AM

it’s the Transputer again, or the Emotion Engine again, depending on how old you are

bix6 • today at 1:47 AM

> Sources say that the company is already discussing a fast follow-up raise that would potentially value the firm at more than $1 billion. Neither round has previously been reported. Benchmark declined to comment.

https://www.newcomer.co/p/scoop-benchmark-backs-early-stage

VC is such a meme lmao. What’s next, Sam gonna acquire the company? No product needed!

briansm • today at 2:20 AM

Maybe now the cpu arena is a patent graveyard instead of a patent minefield, some fresh developments can appear.

tonymet • today at 1:38 AM

let's re-do the OS too. we only need about 10 syscalls. authorization is totally backwards (look how android runs a user per process).

astrodust • today at 1:27 AM

Was about time we had another Transmeta.

Onavo • today at 12:54 AM

Bet you they will turn into yet another ML accelerator company within the year.

qotgalaxy • today at 1:00 AM

[dead]

JK-Swizzle • today at 2:16 AM

[dead]

exmadscientist • today at 1:12 AM

TL;DR: it's basically Niagara/GreenArrays/etc again.

Not sure why this one will succeed where its forebears didn't.